ABC: An Academic Industrial-Strength Verification Tool
University of California, Berkeley
Indexed incrossref
Abstract
ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transformations based on And-Inverter Graphs (AIGs), with a variety of innovative algorithms. A focus on the synergy of sequential synthesis and sequential verification leads to improvements in both domains. This paper introduces ABC, motivates its development, and illustrates its use in formal verification.
Citation impact
902
total citations
- FWCI
- 22.23
- Percentile
- 100%
- References
- 41
Citations per year
Authors
2Topics & keywords
Topics
Keywords
- Computer science
- High-level verification
- Domain (mathematical analysis)
- Functional verification
- Scalability
- Sequential logic
- Variety (cybernetics)
- Logic optimization
UN Sustainable Development Goals
- Industry, innovation and infrastructure
No related works found for this paper.