articleApr 1, 2013Closed access

A detailed and flexible cycle-accurate Network-on-Chip simulator

Stanford University · Google (United States) · +4 more institutions

Indexed incrossref

Abstract

Network-on-Chips (NoCs) are becoming integral parts of modern microprocessors as the number of cores and modules integrated on a single chip continues to increase. Research and development of future NoC technology relies on accurate modeling and simulations to evaluate the performance impact and analyze the cost of novel NoC architectures. In this work, we present BookSim, a cycle-accurate simulator for NoCs. The simulator is designed for simulation flexibility and accurate modeling of network components. It features a modular design and offers a large set of configurable network parameters in terms of topology, routing algorithm, flow control, and router microarchitecture, including buffer management and…

Citation impact

760
total citations
FWCI
72.03
Percentile
100%
References
36
Citations per year

Authors

7

Topics & keywords

Keywords
  • Modular design
  • Computer science
  • Network on a chip
  • Computer architecture simulator
  • Router
  • Network simulation
  • Flexibility (engineering)
  • Embedded system
UN Sustainable Development Goals
  • Industry, innovation and infrastructure
No related works found for this paper.

Funding